An Improved Estimation Technique for Hybrid BIST Test Set Generation
نویسندگان
چکیده
This paper presents an improved estimation technique for hybrid BIST test set generation. In a hybrid BIST approach the test set is assembled from pseudorandom and deterministic test patterns. The efficiency of the hybrid BIST approach is determined by the ratio of those test patterns in the final test set. Unfortunately, exact algorithms for finding the optimal test sets are computationally very expensive. And several heuristics have been developed to address this problem based on estimation methods. In this paper we propose an improved estimation technique for fast generation of the hybrid test set. The technique is based on fault simulation results, and experiments have shown that the proposed technique is more accurate than the estimation methods proposed earlier. 1 This work has been supported by the EC project EVIKINGS (IST-2001-37592), Estonian Science Foundation Grants 4300 and 5649, and the Swedish Foundation for Strategic Research (SSF) under the Strategic Integrated Electronic Systems Research (STRINGENT) program.
منابع مشابه
A new system for BIST architecture generation for embedded memories in SoCs
The paper is aimed at a new system for generation of suitable BIST (Built-in Self-Test) blocks for effective testing of multiple memories integrated in a SoC (System on Chip). Incoming technologies, chip complexity and increasing clock frequencies give new challenges for testing huge number of embedded SoC memories. SoCs have to be tested after their manufacturing and always during their life-t...
متن کاملHybrid Built-In Self-Test and Test Generation Techniques for Digital Systems
The technological development is enabling the production of increasingly complex electronic systems. All such systems must be verified and tested to guarantee their correct behavior. As the complexity grows, testing has become one of the most significant factors that contribute to the total development cost. In recent years, we have also witnessed the inadequacy of the established testing metho...
متن کاملHybrid BIST methodology for testing core-based systems
This paper describes a hybrid BIST methodology for testing systems-on-chip. In our hybrid BIST approach a test set is assembled, for each core, from pseudorandom test patterns that are generated on-line, and deterministic test patterns that are generated off-line and stored in the system. The deterministic test set is specially designed to shorten the pseudorandom test cycle and to target rando...
متن کاملTest Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint
This paper presents a novel approach for test generation and test scheduling for multi-clock domain SoCs. A concurrent hybrid BIST architecture is proposed for testing cores. Furthermore, a heuristic for selecting cores to be tested concurrently and order of applying test patterns is proposed. Experimental results show that the proposed heuristics give us an optimized method for multi clock dom...
متن کاملPower-on Built-in Self-Test for FPGA
-Built-in self-test (BIST) is a design technique that allows a circuit to test itself. It is a set of structured-test techniques for combinational and sequential logic, memories, multipliers and other embedded logic blocks. BIST consists of a controller, and circuits for input excitation and output validation. A BIST circuit comprises a scan monitor with hold logic and a signature generation el...
متن کامل